Abstract
Specifies the logical layer for a set of signal lines that constitute a multiple segment bus architecture, and for the interfacing of modules connected to a bus segment. Intended to be used as a component within a profile to build systems with higher levels of compatibility.
General information
-
Status: WithdrawnPublication date: 1994-12Stage: Withdrawal of International Standard [95.99]
-
Edition: 1Number of pages: 208
-
Technical Committee :ISO/IEC JTC 1ICS :35.160
- RSS updates